Manage Account

View and Customize your profile.
View and Manage friends.
Check out Notifications from friends and KTC.
Your messeges go here.
We're always open to requests and suggestions.

Track Reports

Your Progress Report.
List your Tech Skills
Autogenerate CV/Resume.
See More. . .

MOCK QA Very Large Scale Integration

<< Why digital design was not popular in early days? What do you mean by (a) Latch and (b) Gated Latch?  >>

Module: Combinational Circuit Design

What is a parity bit generator? Draw a circuit diagram of 9-bit parity generator and write VHDL code for it. 

Parity Bit Generator : The simplest technique for detecting error is that of adding an extra bit, known as a parity bit to each word being transmitted. Parity generator is a logic circuit constructed with exclusive- OR functions that is an odd function whose value is binary I and only if odd number of variables are equal to 1.

More Mock QA from Very Large Scale Integration

Process will execute in the absence of sensitivity list : True or False. Support your answer?

Write short notes on: 1. PEEL 2. FPGA. 

Explain ROM implementation using bipolar technologies. 

What is the role of attributes and explain different types of attributes?

How does a PLA differ from a ROM?

  Engineering Notes 971
  Viva Questions 1409
  Mock Question and Answers 2337
  Company Profiling 993
  Placement Papers 475
  Technical Interview Question 4458
  Final Year Engineering Projects 551

Filter Subject for Mock Q & A


You are not logged in. Please login to continue.